Computer memory

Results: 7013



#Item
901Scrash: A System for Generating Secure Crash Information Pete Broadwell Matt Harren Naveen Sastry∗ University of California, Berkeley {pbwell, matth, nks}@cs.berkeley.edu  Abstract

Scrash: A System for Generating Secure Crash Information Pete Broadwell Matt Harren Naveen Sastry∗ University of California, Berkeley {pbwell, matth, nks}@cs.berkeley.edu Abstract

Add to Reading List

Source URL: naveen.ksastry.com

Language: English - Date: 2013-06-08 15:25:54
902LinuxFocus article number 384 http://linuxfocus.org A digital DC power supply −− part 2: the software

LinuxFocus article number 384 http://linuxfocus.org A digital DC power supply −− part 2: the software

Add to Reading List

Source URL: linuxfocus.org

Language: English - Date: 2005-07-24 19:05:11
903Memory Management Strategies for Single-Pass Index Construction in Text Retrieval Systems Stefan Buttcher ¨ and Charles L. A. Clarke School of Computer Science

Memory Management Strategies for Single-Pass Index Construction in Text Retrieval Systems Stefan Buttcher ¨ and Charles L. A. Clarke School of Computer Science

Add to Reading List

Source URL: www.wumpus-search.org

- Date: 2006-04-21 22:28:01
    9042000 Paper 3 Question 6  Computer Design Gordon Moore’s law originally applied to memory size (in bits), but also applies to processor speed (in MIPS). However, main memory access latency does not follow Moore’s law.

    2000 Paper 3 Question 6 Computer Design Gordon Moore’s law originally applied to memory size (in bits), but also applies to processor speed (in MIPS). However, main memory access latency does not follow Moore’s law.

    Add to Reading List

    Source URL: www.cl.cam.ac.uk

    - Date: 2014-06-09 10:17:33
      905Priority Queues Resilient to Memory Faults Allan Grønlund Jørgensen1,⋆ , Gabriel Moruz1 , and Thomas Mølhave1,⋆⋆ BRICS⋆ ⋆ ⋆ , MADALGO† , Department of Computer Science, University of Aarhus, Denmark. E-m

      Priority Queues Resilient to Memory Faults Allan Grønlund Jørgensen1,⋆ , Gabriel Moruz1 , and Thomas Mølhave1,⋆⋆ BRICS⋆ ⋆ ⋆ , MADALGO† , Department of Computer Science, University of Aarhus, Denmark. E-m

      Add to Reading List

      Source URL: www.cs.duke.edu

      - Date: 2014-03-13 08:13:55
        906Multiclass Classification of Distributed Memory Parallel Computations Sean Whalena,∗, Sean Peisertb,c , Matt Bishopc a Computer  Science Department, Columbia University, New York NY 10027

        Multiclass Classification of Distributed Memory Parallel Computations Sean Whalena,∗, Sean Peisertb,c , Matt Bishopc a Computer Science Department, Columbia University, New York NY 10027

        Add to Reading List

        Source URL: www.node99.org

        - Date: 2015-01-30 04:11:36
          907Dynamic programming in faulty memory hierarchies (cache-obliviously) S. Caminiti1 , I. Finocchi1 , E. G. Fusco1 , and F. Silvestri2 1 Computer  Science Department, Sapienza University of Rome

          Dynamic programming in faulty memory hierarchies (cache-obliviously) S. Caminiti1 , I. Finocchi1 , E. G. Fusco1 , and F. Silvestri2 1 Computer Science Department, Sapienza University of Rome

          Add to Reading List

          Source URL: www.itu.dk

          - Date: 2015-01-07 05:01:28
            9082013 IEEE Security and Privacy Workshops  Use of Domain Knowledge to Detect Insider Threats in Computer Activities William T. Young, Henry G. Goldberg, Alex Memory, James F. Sartain, Ted E. Senator SAIC Arlington, VA, US

            2013 IEEE Security and Privacy Workshops Use of Domain Knowledge to Detect Insider Threats in Computer Activities William T. Young, Henry G. Goldberg, Alex Memory, James F. Sartain, Ted E. Senator SAIC Arlington, VA, US

            Add to Reading List

            Source URL: www.ieee-security.org

            Language: English - Date: 2013-05-05 16:04:50
              9092003 Paper 3 Question 1  Computer Design The way in which an instruction’s operands are specified is dependent on the type of internal storage in the processor. Processors which have no internal storage use memory.

              2003 Paper 3 Question 1 Computer Design The way in which an instruction’s operands are specified is dependent on the type of internal storage in the processor. Processors which have no internal storage use memory.

              Add to Reading List

              Source URL: www.cl.cam.ac.uk

              - Date: 2014-06-09 10:17:52
                9102013 IEEE Security and Privacy Workshops  Use of Domain Knowledge to Detect Insider Threats in Computer Activities William T. Young, Henry G. Goldberg, Alex Memory, James F. Sartain, Ted E. Senator SAIC Arlington, VA, US

                2013 IEEE Security and Privacy Workshops Use of Domain Knowledge to Detect Insider Threats in Computer Activities William T. Young, Henry G. Goldberg, Alex Memory, James F. Sartain, Ted E. Senator SAIC Arlington, VA, US

                Add to Reading List

                Source URL: ieee-security.org

                Language: English - Date: 2013-05-05 16:04:50